Introduction
The development of high performance monolithic RF front-ends requires innovative RF circuit design to make the best of a good technology. A fully differential approach is usually preferred, due to its well-known properties. Although the differential approach must be preserved inside the chip, there are cases where the input signal is single-ended such as RF image filters and IF filters in a RF receiver. In these situations, a stage able to convert single-ended into differential signals (balun) is needed. The most cited topology, which is capable of providing high gain, consists on a differential stage with one of the two inputs grounded, as shown in figure 1. Unfortunately, this solution has some drawbacks when implemented monolithically, as reported in [1] .
This work presents the design and simulated [2] results of an innovative high-performance monolithic single to differential converter, which overcomes the limitations of the circuits of figure 1 and others reported. The integration of the monolithic active balun circuit with an LNA on a 0.18μm CMOS process is also reported. The circuits presented here are aimed at 802.11a. Section 2 describes the balun circuit and section 3 presents its performance when it is connected to a conventional single-ended LNA. Section 4 shows the simulated performance results focused at phase/amplitude balance and noise figure. Finally, the last section draws conclusions and future work.
Active Balun Circuit
The differential architecture shown in figure 1 uses double common sources to obtain differential output. If implemented in a monolithic technology, it is impossible to obtain a perfect ground at the gate of M 2 due to the bond-wire used for grounding and bond pad parasitic capacitance. This means that a correct differential phase and magnitude balance are unobtainable. In contrast, the proposed new balun topology, presented in figure 2, takes place in two distinct modes to obtain differential output: one using a common source and other a common gate. This provides two main advantages: no dependency of series gate impedance and no special care on parasitic bond-wire connection to ground. Dedicated simulations have confirmed this behavior.
The sizes of the active devices M 1 and M 2 are optimized simultaneously with V Bias voltage and I Bias current for perfect output phase and magnitude balance between the differential outputs. Even using different source and gate common modes in each input branch, both output loads see similar impedances. With a proper design the circuit achieves good phase/gain balance. This solution has several advantages when compared with other reported monolithic active baluns [1] [3].
Balun Integrated with Low Noise Amplifier
The LNA must provide enough gain to reduce the impact of the LNA following stages in noise figure (NF) of the receiver. Considerations like low NF and high voltage gain were taken into account during the design of the LNA. Besides that, linearity, input and output impedance match and stability (K f ) were also considered. The complete schematic of the LNA/Balun circuit comprises an input matching network, a degenerated common-source amplifier with cascode device and the proposed balun to allow differential output, as shown in Figure 3 . Due to the additional noise of the LNA/Balun following stages, it is necessary to mitigate the noise effects of these circuits. The single-input and the differential outputs are all matched to 50Ω. The 50Ω output loads where just used for testing purpose.
The capacitive inter-stage matching network makes use of the parasitic elements of the active devices M L2 , M B1 M B2 and I Bias current source and the capacitor C LOut , to optimize matching. Coupling capacitor C LOut is needed to achieve DC isolation between the active devices of both blocks. The current I Bias is generated by a current mirror reference, not shown for simplicity. The V Bias1 and V Bias2 are off-chip controllable voltages for testing purpose only. All the active devices used are in stack and have a minimum finger with of 5μm.
The input common-source device M L1 , with size of W/L=100μm/0.18μm, is optimized for noise and input match. The device M L2 , which has the same size of M L1 , is optimized for noise and inter-stage match with balun input. The size of the devices M B1 and M B2 is 50μm/0.18μm. The output stage is AC coupled to differential outputs loads with C BOP and C BOM capacitors. Inductors L BP and L BM , which are DC coupled to the common-source and common-gate, respectively, are essential elements to achieve the 50Ω impedance match in both differential outputs. On-chip spiral inductors play a significant role in realizing fully integrated RF circuits. Due to the substrate losses, they exhibit poor performance in terms of their quality factor, strongly limiting circuit results. However, even with low Q, it is possible to obtain good results with the new topology, as shown in the following section.
Circuit Simulation Results
The proposed circuit was simulated using Spectre from Cadence [4] with the 0.18μm/1.8V-RFCMOS process from UMC [5] . The circuit was simulated over a large variety of conditions. In the 4.5GHz to 5.5GHz frequency band, the results were taken with a 1.8V supply voltage and using 50Ω single-ended input and output ports. Noise figure, transducer gain, return loss and linearity were optimized by adjusting I Bias , V Bias1 and V Bias2 . The simulation results are illustrated in figures 4 to 7. In what concerns gain, noise figure and phase and magnitude mismatch are promising results. Stability is also insured (K f > 2.5). Figure 4 presents the simulations of phase and magnitude mismatch. Unbalance between the two branches is expressed from their gain magnitude and phase differences extracted from forward transmission. A broadband well balanced behavior was achieved, since the circuit exhibits phase and amplitude errors, between the two output ports, lower than 4º and 0.9dB, respectively, from 4.5GHz to 5.5GHz. These errors are better than 1º and 0.2dB in a 100MHz span centered at 5GHz.
In figure 5 , input/output match and transducer gain magnitude are expressed in terms of S-parameters. The circuit has a good input match (S 11 = -18dB) and reasonable output mach at both output branches (S 22 = S 33 = -9dB). The transducer gain, S 31 and S 21 , presents a maximum value of 20dB at 5GHz, leading to 23dB single-ended input to differential output gain. In a 1GHz span centered at 5GHz, the transducer gain is higher then 16dB (19dB differential). The noise performance is shown at the same graph. At 5GHz the noise figure (NF) is 3.6dB and the phase and magnitude errors are 0.1º and 0.06dB, respectively. In the 4.5GHz to 5.5GHz band, the circuit presents a NF lower then 5.1dB. Figures 6 and 7 demonstrate that the overall circuit is highly linear, since the output 1dB compression point is -2dBm and the output-referred third-order intercept point is 12dBm.
Conclusions
An RF active balun integrated with LNA was presented. The total circuit is fully integrated in a low cost CMOS process with total area of 1mm 2 . Simulations show that under a 1.8V power supply the circuit has a 23dB differential gain at 5GHz with 8mA current consumption. The overall circuit presents a well balanced broadband behavior, since the balun exhibits low differential phase and magnitude errors compared with the ones reported in [1] and [3] . It also achieves better performance in S 21 , 1dB CPO , OIP 3 and power consumption.
The prototype, whose die micrograph is presented in Figure 8 , arrived from foundry and is currently under experimental tests. The performance measurements are in progress and should be available for the presentation. To conclude, one must notice that the proposed circuit has been designed to match, in a near future work, the inputs of a double converter image-rejection mixer with integrated oscillator (to be reported soon). 
